Programmable Logic Devices
-
Embedded.com - Building an FPGA-based CAN-like network interface"Max" Maxfield's announcement of an Altium Innovation Station Design Contest came at a very opportune moment. I desperately wanted to get proficient with this tool. With the 2008 and the 2009 Winter release it has become the 800 pound gorilla of EDA tools: schematic capture, PCB layout, SPICE ...
Aasemoon .
added
4 months ago
-
Desktop Tools | XMOS [The new version of the XMOS IDE]Linux Current Version: 9.5.0 Red Hat 4.6 (32-Bit) Red Hat 4.6 (64-Bit) Windows XP SP2 (32-Bit) Mac OS X 10.5 (Intel) Key Features XMOS Development Environment IDE based on the industry standard Eclipse. Fast, familiar and flexible user interface. XMOS Compiler Collection ...
Aasemoon .
added
5 months ago
-
TechOnline | Developing Multipoint Touch Screens and Panels With CPLDsWhen a certain web-enabled multimedia smartphone hit the market in 2007, it transformed the way that consumers expect to interact with their handheld devices. Especially engaging is the fluid touch-screen interface that allows users to access an array of applications or scroll through web pages ...
Aasemoon .
added
6 months ago
-
TechOnline | Controlling Analog Output From a Digital CPLD Using PWMAlthough the Altera MAX IIZ CPLD is a digital programmable logic device, it is versatile enough to control analog systems. This white paper shows how the MAX IIZ CPLD, alone or with a few passive components, can replace a digital-to-analog converter, allowing it to drive an audio speaker and ...
Aasemoon .
added
6 months ago
-
TechOnline | FPGAs Enable Energy-Efficient Motor Control in Next-Generation Smart Home AppliancesTechnical Papers FPGAs Enable Energy-Efficient Motor Control in Next-Generation Smart Home Appliances White Paper 309 KB (5 pages) November 2008 Altera This white paper shows how home-appliance designers can take advantage of FPGA technology and Alizem motor-control intellectual ...
Aasemoon .
added
6 months ago
-
TechOnline | 40-nm FPGA Power Management and AdvantagesThe 40-nm process offers clear benefits over prior nodes, including the 65-nm node and the more recent 45-nm node. One of the most attractive benefits is higher integration, which enables semiconductor manufacturers to pack greater functionality into less physical space at lower costs. Although ...
Aasemoon .
added
6 months ago
-
TechOnline | Top 10 tips to minimize power consumption when designing with FPGAsWith stricter system power limits, specifications and standards that put a cap on the total power consumed, system designers are increasingly challenged. This paper presents the key Dos and Don'ts to help designers manage power budgets with FPGAs.
Aasemoon .
added
7 months ago
-
Declining ASIC starts seen as gain for FPGAs | DSP DesignLineFPGAs are displacing ASICs—a trend that in 2009 will be exacerbated by the global financial crisis—and now have a 30-to-one edge in design starts, according to market research firm Gartner Inc. ASIC design starts are expected to drop by 22 percent in 2009 as the economy causes firms to push out ...
Aasemoon .
added
7 months ago
-
10 Minute JavaFX Tutorial - Develop and deploy JavaFX Applets and Applications while online and offline : Die, AJAX!10 Minute JavaFX Tutorial - Develop and deploy JavaFX Applets and Applications while online and offline Hello! and welcome back to another JavaFX tutorial. Today, I will walk you through deploying a JavaFX application as an applet in the browser and through Java Webstart. Additionally, I will ...
Aasemoon .
added
9 months ago
-
FPGA outsourcing: 10 questions you should ask | Automotive DesignLineFPGAs are an ideal solution for many applications. They offer an appealing mix of high performance, low cost, and low power. On the other hand, many companies find it hard to do FPGA design. The technology is constantly advancing, and there is a shortage of skilled FPGA designers . As a result, ...
Aasemoon .
added
9 months ago


